

0 00 Lr h hn L i hp h o p F K n h

MNK L

- EMI Reduction with Switching Node Ringing-free
- 400kHz Switching Frequency with 6% Frequency Spread Spectrum (FSS)
- Forced PWM mode with 200uA Quiescent Current in Light Load Condition
- 3.8V-28V Wide Input Voltage Range
- Up to 3A Continuous Output Load Current
- 0.8V $\pm$ 1% Feedback Reference Voltage
- Fully Integrated 80m Ω R_{ds(on)} High Side MOSFET and 42m Ω R_{ds(on)} Low Side MOSFET
- 1uA Shut-down Current
- 80ns Minimum On-time
- Precision Enable Threshold for Programmable UVLO Threshold and Hysteresis
- 4ms Built-in Soft Start Time
- Output Over Voltage Protection
- Thermal Shutdown Protection at 160°C
- Available in TSOT23-6L Package

I I E MHGL

White Goods, Home Appliance
Surveillance
Audio, WiFi Speaker
Printer, Charging Station
DTV, STB, Monitor/LCD Display


L K I M H G

The SCT2331C is 3A synchronous buck converters with up to 28V wide input voltage range, which fully integrates an 80m Ω high-side MOSFET and a 42m Ω low-side MOSFET to provide high efficiency step-down DC-DC conversion. The SCT2331C adopts peak current mode control with the integrated compensation network, which makes SCT2331C easily to be used by minimizing the off-chip component count. The SCT2331C supports the Forced PWM mode (FPWM) with typical 200uA Quiescent Current.


The SCT2331C is an Electromagnetic Interference (EMI) friendly buck converter with implementing optimized design for EMI reduction. The SCT2331C features Frequency Spread Spectrum FSS with $\pm$ 6% jittering span of the 400kHz switching frequency and modulation rate 1/512 of switching frequency to reduce the conducted EMI. The converter has proprietary designed gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off time, which further erases high frequency radiation EMI noise caused by the MOSFETs hard switching.

The SCT2331C offers output over-voltage protection, cycle-by-cycle peak current limit, and thermal shutdown protection. The device is available in a low-profile TSOT23-6L package.

MRI E I I E M H G



3.8V-28V, synchronous Buck Converter



Output Current (A)
Efficiency, Vout=5V

K O L HG LMHKG

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Revision 1.0: Release to production.

O HK K G HKF MHG


SCT2331CTVBR	Tape & Reel	3000	331C	6	TSOT23-6L

LHENM F F NF K MG L

Over operating free-air temperature unless otherwise noted⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
BST	-0.3	38	V
VIN, SW, EN	-0.3	32	V
FB	-0.3	5.5	V
Operating junction temperature ⁽²⁾	-40	125	°C
Storage temperature T _{STG}	-65	150	°C

I G HG NK MHG



Top View: TSOT23-6L, Plastic

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
- (2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

I G NG MHGL

FB	1	Buck converter output feedback sensing voltage. Connect a resistor divider from VOUT to FB to set up output voltage. The device regulates FB to the internal reference of 0.8V typical.
EN	2	Enable logic input. Floating the pin enables the device. This pin supports high voltage input up to VIN supply to be connected VIN directly to enable the device automatically. The device has precision enable thresholds 1.2V rising / 1.1V falling for programmable UVLO threshold and hysteresis.
VIN	3	Power supply input. Must be locally bypassed.
GND	4	Power ground. Must be soldered directly to ground plane.
SW	5	Switching node of the buck converter.
BST	6	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BST pin and SW node.

K H F F G H I K M G H G M H G L

Over operating free-air temperature range unless otherwise noted

V _{IN}	Input voltage range	3.8	28	V
T _J	Operating junction temperature	-40	125	°C


L K M G L

V _{ESD}	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾			


E MK E K M K L M L

V_{IN}=12V, T_J=-40°C~125°C, typical value is tested under 25°C.


V _{IN}	Operating input voltage		3.8	28	V	
V _{IN_UVLO}	Input UVLO Hysteresis	V _{IN} rising	3.4		V	
I _{SD}	Shutdown current	EN=0, No load, VIN=12V	1	5	mV	
I _Q	Quiescent current	EN=floating, No load, No switching. VIN=12V. BST-SW=5V	200		uA	
V _{EN_H}	Enable high threshold		1.2		V	
V _{EN_L}	Enable low threshold		1.1		V	
I _{EN}	Enable pin input current	EN=1V	1		uA	
I _{EN_HYS}	Enable pin hysteresis current	EN=1.5V	4.2		uA	
R _{DSON_H}	High side FET on-resistance		80		mΩ	
R _{DSON_L}	Low side FET on-resistance		42		mΩ	
V _{FB}	Feedback Voltage		0.792	0.8	0.808	V
I _{LIM_HSD}	HSD peak current limit	T _J =25°C	4	4.5	5	A
I _{LIM_LSD}	LSD valley current limit	T _J =25°C	3.2	4	4.8	A
I _{LIM_R}	LSD reverse current limit	T _J =25°C	-1.7			A
F _{SW}	Switching frequency	V _{IN} =12V, V _{OUT} =5V	360	400	440	kHz
t _{ON_MIN}	Minimum on-time		80			ns
t _{OFF_MIN}	Minimum off-time*		120			ns
F _{JITTER}	FSS jittering span		±6			%
t _{SS}	Internal soft-start time		4			ms
V _{OVP}	Output OVP threshold Hysteresis	V _{OUT} rising	110			%
T _{HIC_W}	OCP hiccup wait time		5			%
T _{HIC_R}	OCP hiccup restart time		4			ms




Output Current (A)
Figure 1. Efficiency vs Load Current, Vout=3.3V



Output Current (A)
Figure 2. Efficiency vs Load Current, Vout=5V



Output Current (A)
Figure 3. Load Regulation, Vin=12V, Vout=5V



Input Voltage(V)
Figure 4. Line Regulation, Vout=5V, Iload=3A

Figure 5. Reference Voltage vs Temperature

Figure 6. Current Limit vs Temperature




Figure7. Functional Block Diagram

HI K MHG

The SCT2331C device is 3.8V-28V input, 3A output, EMI friendly, fully integrated synchronous buck converters. The device employs fixed frequency peak current mode control. An internal clock with 400kHz frequency initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly and the converter charges output cap. When sensed voltage on high-side MOSFET peak current rising above the voltage of internal COMP (see functional block diagram), the device turns off high-side MOSFET Q1 and turns on low-side MOSFET Q2. The inductor current decreases when MOSFET Q2 is ON. In the next rising edge of clock cycle, the low-side MOSFET Q2 turns off. This repeats on cycle-by-cycle based.

The peak current mode control with the internal loop compensation network and the built-in 4ms soft-start simplify the SCT2331C footprints and minimize the off-chip component counts.

The error amplifier serves the COMP node by comparing the voltage on the FB pin with an internal 0.8V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage. The device also integrates an internal slope compensation circuitry to prevent sub-harmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

The quiescent current of SCT2331C is 200uA typical under no-load condition and no switching. When disabling the device, the supply shut down current is only 1μA. The SCT2331C works at Forced PWM mode to achieve low ripple in light load condition.

The SCT2331C implements the Frequency Spread Spectrum (FSS) modulation spreading of $\pm 6\%$ centered 400kHz switching frequency. FSS improves EMI performance by not allowing emitted energy to stay in any one receiver band for a significant length of time. The converter has optimized gate driver scheme to achieve switching node voltage ringing-free without sacrificing the MOSFET switching time to further damping high frequency radiation EMI noise.

The hiccup mode minimizes power dissipation during prolonged output overcurrent or short conditions. The hiccup wait time is 4ms and the hiccup restart time is 33ms. The SCT2331C device also features protections including cycle-by-cycle high-side MOSFET peak current limit, over-voltage protection, and over-temperature protection.

The SCT2331C is designed to operate from an input voltage supply range between 3.8V to 28V, at least 0.1uF decoupling ceramic cap is recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional electrolytic or tantalum bulk capacitor or with recommended 22uF may be required in addition to the local ceramic bypass capacitors.

The SCT2331C Under Voltage Lock Out (UVLO) default startup threshold is typical 3.4V with VIN rising and shutdown threshold is 3.13V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin.

When applying a voltage higher than the EN high threshold (typical 1.2V/rise), the SCT2331C enables all functions and the device starts soft-start phase. The SCT2331C has the built in 4ms soft-start time to prevent the output overshoot and inrush current. When EN pin is pulled low, the internal SS net will be discharged to ground. Buck operation is disabled when EN voltage falls below its lower threshold (typically 1.1V/fall).

An internal 1uA pull up current source connected from internal LDO power rail to EN pin guarantees that floating EN pin automatically enables the device. For the application requiring higher VIN UVLO voltage than the default setup, there is a 4.2uA hysj . ì y ^ e kource

the switching node ringing-free without scarifying the switching node rise/fall slew rate and power efficiency of the converter. The switching node ringing amplitude and cycles are damped by the built-in MOSFETs gate driving technique (SCT Patented Proprietary Design). The switching node zoomed in wave form is shown in Figure 9.




Figure 9. SCT2331C Switching Node Waveform

The SCT2331C has cycle-by-cycle peak current limit with sensing the internal high side MOSFET Q1 current during overcurrent condition. While the Q1 turns on, its conduction current is monitored by the internal sensing circuitry. Once the high-side MOSFET Q1 current exceeds the limit, it turns off immediately. If the Q1 over current time exceeds 4ms, the buck converter enters hiccup mode and shuts down. After 33ms waiting time, the buck converter restarts to power up. The hiccup modes reduce the power dissipation in over current condition.

SCT2331C features buck converter output over voltage protection (OVP). If the output feedback pin voltage exceeds 110% of feedback reference voltage (0.8V), the converter stops switching immediately. When the output feedback pin voltage drops below 105% of feedback reference voltage, the converter resumes to switching. The OVP function prevents the connected output circuitry damaged from un-predictive overvoltage. Featured feedback overvoltage protection also prevents dynamic voltage spike to damage the circuitry at load during fast loading transient.

The high-side MOSFET Q1 has minimum on-time 80ns typical limitation. While the device operates at minimum on-time, further increasing VIN results in pushing output voltage beyond regulation point. With output feedback over voltage protection, the converter skips pulse by turning off high-side MOSFET Q1 and prevents output running away higher to damage the load.

An external bootstrap capacitor between BST and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

The floating supply (BST to SW) UVLO threshold is 2.55V rising and hysteresis of 250mV. When the converter operates with high duty cycle or prolongs in sleep mode for certain long time, the required time interval to recharging bootstrap capacitor is too long to keep the voltage at bootstrap capacitor sufficient. When the voltage across bootstrap capacitor drops below 2.3V, BST UVLO occurs. The SCT2331C intervenes to turn on low side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee operation over a wide duty range.

To support the application of small voltage-difference between V_{out} and V_{in} , the Low Drop Out (LDO) Operation is implemented by the SCT2331C. When V_{in} is close to output voltage and minimum off time is triggered, switching on time will be extended to avoid output voltage drops, switching frequency will decrease accordingly. After maximum On-time (Typ. 25 μ s) is triggered, SW will be in max duty cycle (Typ. 99.5%) operation. Thus, the effective duty cycle of the switching regulator during Low Drop-out LDO operation can be very high as shown in Figure 10.





Figure 10. SCT2331C LDO Mode Waveform

During ultra-low voltage difference of input and output voltages, i.e., the input voltage ramping down to power down, the output can track input closely thanks to LDO operation mode.

The minimum operating frequency limit of about 40KHz can also effectively prevent audio noise interference caused by switching frequency when working with large duty cycle

Once the junction temperature in the SCT2331C exceeds 160°C, the thermal sensing circuit stops converter switching and restarts with the junction temperature falling below 135°C. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

IIE MHG G HKF MHG



Design Parameters	Example Value
Input Voltage	12V normal, 5.5V~28V
Output Voltage	5V
Output Current	3A
Output voltage ripple (peak to peak)	$\pm 8mV$
Switching Frequency	400kHz

For good input voltage filtering, choose low-ESR ceramic capacitors. A ceramic capacitor 10μF is recommended for the decoupling capacitor and a 0.1μF ceramic bypass capacitor is recommended to be placed as close as possible to the VIN pin of the SCT2331C.

Use Equation 3 to calculate the input voltage ripple:

$$\Delta V_{IN} = \frac{I_{OUT}}{C_{IN} \cdot f_{SW}} \quad (3)$$

Where:

C_{IN} is the input capacitor value

f_{SW} is the converter switching frequency

I_{OUT} is the maximum load current

Due to the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the VIN pin. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, a 50V/10uF input ceramic capacitor is recommended for most of applications. Choose the right capacitor value carefully with considering high-capacitance ceramic capacitors DC bias effect, which has a strong influence on the final effective capacitance.

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and buck converter efficiency. The inductor value, DC resistance (DCR), and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DCR, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the maximum input voltage, minimum output voltage, maximum load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a buck converter, calculate the inductor minimum value as shown in Equation 4.

$$L_{MIN} = \frac{V_{IN} - V_{OUT}}{\Delta I_L} \quad (4)$$

Where:

K_{IND} is the coefficient of inductor ripple current relative to the maximum output current.

Therefore, the peak switching current of inductor, I_{LPEAK} , is calculated as in Equation 5.

$$I_{LPEAK} = I_{OUT} + \Delta I_L \quad (5)$$

Set the current limit of the SCT2331C higher than the peak current I_{LPEAK} and select the inductor with the saturation current higher than the current limit. The inductor's DC resistance (DCR) and the core loss significantly affect the efficiency of power conversion. Core loss is related to the core material and different inductors have different core

loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss.

For buck converter, the output capacitor value determines the regulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor, for example, X5R and X7R family. Typically, 1~3x 22μF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's de-rating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance.

From the required output voltage ripple, use the Equation 6 to calculate the minimum required effective capacitance, C_{OUT}.

$$\frac{1}{\Delta I_{LPP}} \frac{V_{OUTRipple}}{f_{SW}} \quad (6)$$

Where

V_{OUTRipple} is output voltage ripple caused by charging and discharging of the output capacitor.

ΔI_{LPP} is the inductor peak to peak ripple current, equal to k_{IND} * I_{OUT}.

f_{SW} is the converter switching frequency.

The allowed maximum ESR of the output capacitor is calculated by the Equation 7.

$$\frac{V_{OUTRipple}}{\Delta I_{LPP}} \quad (7)$$

The output capacitor affects the crossover frequency f_c. Considering the loop stability and effect of the internal loop compensation parameters, choose the crossover frequency less than 55 kHz without considering the feed-forward capacitor. A simple estimation for the crossover frequency without feed forward capacitor is shown in Equation 8, assuming C_{OUT} has small ESR.

$$\frac{G_M}{G_{MP} f_c} \quad (8)$$

Where

G_M is the transfer conductance of the error amplifier, which is 120uS.

G_{MP} is the gain from internal COMP to inductor current, which is 6.7A/V.

f_c is the cross over frequency.

Additional capacitance de-rating for aging, temperature and DC bias should be factored in which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 9 can be used to calculate the RMS ripple current the output capacitor needs to support.

$$\frac{I_{LPP}}{\sqrt{2}} \quad (9)$$

The SCT2331C has the internal integrated loop compensation as shown in the function block diagram. The compensation network includes a 72kohm resistor and a 1nF capacitor. Usually, the type II compensation network has a phase margin between 60 and 90 degree. However, if the output capacitor has ultra-low ESR, the converter results in low phase margin. To increase the converter phase margin, a feed-forward cap C_{ff} is used to boost the phase margin at the converter cross-over frequency f_c . Equation 10 is used to calculate the feed-forward capacitor.

$$EE = \frac{1}{E} \tag{10}$$

The SCT2331C features external programmable output voltage by using a resistor divider network R1 and R2 as shown in the typical application circuit Figure11. Use Equation 11 to calculate the resistor divider values.

$$\frac{V_{out}}{V_{in}} = \frac{R2}{R1 + R2} \tag{11}$$

Set the resistor R2 value to be approximately 30k. Slightly increasing or decreasing R1 can result in closer output voltage matching when using standard value resistors.

$V_{IN}=12V$, $V_{OUT}=5V$, unless otherwise noted




Figure 12. Power up ($I_{LOAD}=3A$)




Figure 13. Power down ($I_{LOAD}=3A$)

Figure 14. EN toggle ($I_{LOAD}=50mA$)




Figure 15. EN toggle ($I_{LOAD}=3A$)




Figure 16. Over Current Protection (1A to hard short)




Figure 17. Over Current Release (hard short to 1A)




Figure 18. Load Transient (0.3A-2.7A, 1.6A/us)




Figure 19. Load Transient (0.75A-2.25A, 1.6A/us)




Figure 20. Output Ripple ($I_{LOAD}=0A$)




Figure 21. Output Ripple ($I_{LOAD}=1A$)




Figure 22. Output Ripple ($I_{LOAD}=3A$)




Figure 23. Thermal, 24VIN, 5VOUT, 3A

The regulator could suffer from instability and noise problems without carefully layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling. The input capacitor needs to be very close to the VIN pin and GND pin to reduce the input supply ripple. Place the capacitor as close to VIN pin as possible to reduce high frequency ringing voltage on SW pin as well. Figure 24 is the recommended PCB layout of SCT2331C.

The layout needs be done with well consideration of the thermal. A large top layer ground plate using multiple thermal vias is used to improve the thermal dissipation. The bottom layer is a large ground plane connected to the top layer ground by vias.






Figure 24. PCB Layout Example

I D G HKF MHG



RECOMMENDED LAND PATTERN

TOP VIEW



SIDE VIEW

FRONT VIEW

NOTE:

1) ALL DIMENSIONS ARE IN

2) PACKAGE LENGTH DOES

3) PACKAGE WIDTH DOES NOT

4) PACKAGE HEIGHT DOES NOT

5) DRAWING CONFORMS TO JEDEC MO-193

6) DRAWING IS NOT TO SCALE

7) SIN 1 IS LOWER LEFT SIN WHEN

8) FROM LEFT TO RIGHT (SEE EXAM

9) DRAWING CONFORMS TO JEDEC MO-193

10) DRAWING IS NOT TO SCALE

11) SIN 1 IS LOWER LEFT SIN WHEN

12) FROM LEFT TO RIGHT (SEE EXAM

M I G K E G HKF M HG

