
80V Input, 100mA Output Current, Low Quiescent Current LDO

X

SCT71801A00Q Series

Orderable Device	Output Voltage	Package	Package Marking	PINS	MSL	Transport Media, Quantity
------------------	----------------	---------	-----------------	------	-----	---------------------------

SCT71801A00Q Series

PARAMETER	DEFINITION	MIN	MAX	UNIT

?

PARAMETER	DEFINITION	MIN	MAX	UNIT

SCT71801A00Q Series

PARAMETER	THERMAL METRIC	EMSOP-8L	UNIT
(1)			
(2)			
$R_{JA_EVM}^{(3)}$			

(1)

(2)

(3)

[illegible]


Regulated Output Voltage and Current

[illegible]





SCT71801A00Q Series

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		= VPG_LOW /0.1mA				
Thermal Protection						

- (1)
- (2)
- (3)
- (4)




SCT71801A00Q Series










SCT71801A00Q Series


Overview

Enable and Under Voltage Lockout Threshold


U L V H



VIN_HIGH Control





Internal Soft-Start




SCT71801A00Q Series

Power-Good and Power-Good Delay

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT} , and V_{DELAY} exceeds V_{REF} . The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10 \text{ nF}$, the PG delay time is approximately 12 ms; that is, $(10 \text{ nF} \times 1.2\text{V}) / 1\mu\text{A} = 12 \text{ ms}$.






Thermal Shutdown

SCT71801A00Q Series


Typical application 1:



Design Parameters


Design Parameters	Example Value

Typical application 2:



Design Parameters	
Design Parameters	Example Value

Typical application 3:






Design Parameters	
Design Parameters	Example Value

SCT71801A00Q Series

Output Voltage

ï

—







SCT71801A00Q Series

Power Dissipation and Thermal Performance

Thermal Performance of Different Packages Based on EVM Test







Package	Max Allowable PD (W) (Not Trigger TSD,VOUT=5V)	Max Allowable PD (W) (TJ≤150)	R _{JA_EVM} (°C/W)

SCT71801A00Q Series









SCT71801A00Q Series

Application Waveforms




Application Waveforms(Continued)



SCT71801A00Q Series



Layout Guideline

- 1.
- 2.
- 3.
- 4.
- 5.



SCT71801A00QMTER

PACKAGE OUTLINE DRAWING FOR MSOP8L-EP POD-0050 Revision 0.0







NOTE:

- 1) ALL DIMENSIONS ARE IN MILLI
- 2) PACKAGE LENGTH DOES NOT
- 3) DOWEL PINS
- 4) DOWEL PINS

NOTE:

- 1.
- 2.
- 3.
- 4.
- 5.
- 6.

SCT71801A00Q Series



NOTICE: